International Journal on Science and Technology

E-ISSN: 2229-7677   •   Impact Factor: 9.88

A Widely Indexed Open Access Peer Reviewed Multidisciplinary Bi-monthly Scholarly International Journal

Call for Paper Volume 16 Issue 2 April-June 2025 Submit your research before last 3 days of June to publish your research paper in the issue of April-June.
Submit Research Paper Join as a Reviewer

Plagiarism is checked by the leading plagiarism checker TurnItIn

Call for Paper

Volume 16 Issue 2
2025

Submit your research paper

Indexing Partners
Academia Advanced Sciences Index Bielefeld Academic Search Engine CiteSeer DRJI Google Scholar Independent Search Engine & Directory Network ISI (International Scientific Indexing) Issuu Mendeley Research Networks
RefSeek ResearcherId - Thomson Reuters ResearchGate Scirus Scribd Semantic Scholar UTeM - Universiti Teknikal Malaysia Melaka Wiki for Call for Papers WorldCat Zenodo

Reconfigurable and delay reduced level shifter for multi process FPGAs

Author(s) Nedha A, Er. Senthazai, Er.Madhan, Nivetha P, Sulthana Begam S
Country India
Abstract Traditional level shifter circuits often suffer from significant propagation delays and power overhead, which limits their performance in high-speed and low-power applications. In response to these challenges, this work introduces a reconfigurable and delay-reduced level shifter circuit specifically designed to improve interoperability between multiple voltage domains in FPGA-based systems. The proposed circuit leverages adaptive threshold control and optimized transistor configurations to minimize delay without compromising signal integrity, ensuring efficient voltage level translation across varying voltage domains. These advancements make the circuit particularly well-suited for dynamic voltage scaling (DVS) and heterogeneous computing environments, where the system operates under varying power and performance conditions. The reconfigurability of the circuit allows for its adaptation to different system requirements, providing a flexible solution for multi-process FPGAs. Additionally,
by reducing both delay and power consumption, the proposed level shifter enhances the efficiency of power-aware FPGA designs, extending their applicability in real-time and embedded systems that demand high performance and low energy usage. This innovation promises to significantly improve the
viability of FPGA systems in a wide range of modern, energy-conscious applications.
Keywords FPGA System ,Multiprocess Compatibility , Reconfigurable circuit
Field Engineering
Published In Volume 16, Issue 1, January-March 2025
Published On 2025-02-11
Cite This Reconfigurable and delay reduced level shifter for multi process FPGAs - Nedha A, Er. Senthazai, Er.Madhan, Nivetha P, Sulthana Begam S - IJSAT Volume 16, Issue 1, January-March 2025. DOI 10.71097/IJSAT.v16.i1.1722
DOI https://doi.org/10.71097/IJSAT.v16.i1.1722
Short DOI https://doi.org/g85dm5
View / Download PDF File

Share this



CrossRef

CrossRef DOI is assigned to each research paper published in our journal.

IJSAT DOI prefix is
10.71097/IJSAT

Downloads
Research Paper Format Copyright Permission Form and Undertaking Form Cover Page Vol 15 Isu 4Cover Page Vol 15 Isu 3Cover Page Vol 15 Isu 2

All research papers published on this website are licensed under Creative Commons Attribution-ShareAlike 4.0 International License, and all rights belong to their respective authors/researchers.

CC-BY-SA Open Access

About IJSAT
Fees & Payment
Current Issue
Publication Archive 		Submit Research Paper
Track Submission Status
Publication Guidelines
Publication Ethics
Peer Review & Plagiarism 		Join as a Reviewer
Editors & Reviewers
Reviewer Referral Program
Get Reviewer Membership Certi. 		Website/Journal Policies
Usage Policy
Content Policies
Privacy Policy
Contact Us Message on WhatsApp +91-9687-182-185 editor@ijsat.org